

5

PWB via) or a series connected inductance  $L_s$  (such as a series connected PWB via connector pin). The nominal impedance of the signal transmission line is  $Z_0$  with a nominal delay of  $D_0$ . The invention allows for a general mathematical solution to calculate the exact amount of transmission line propagation delay of a correcting transmission line to cancel out the impedance discontinuity caused by the reactive parasitic element.

For the correction of a parallel connected parasitic capacitive load the correcting transmission line impedance ( $Z_c$ ) will need to be higher than the normal impedance in the circuit ( $Z_0$ ) and of a delay  $T_c = (Z_c \cdot C_p) / ((Z_c/Z_0)^{2-1})$ . For the correction of a parasitic series inductance the correcting impedance  $Z_c$  will need to be lower than the normal impedance in the circuit and of a delay  $T_c = (L_s/Z_c) / ((Z_0/Z_c)^{2-1})$ . When applied properly, the impedance  $Z_c$  is “loaded down” to  $Z_0$  by a parasitic capacitance  $C_p$  or  $Z_c$  is “raised up” to  $Z_0$  by the parasitic inductance  $L_s$ . The control of the impedance mismatch comes at a price. There is a known time delay introduced by the correcting transmission line. This will be the value of  $T_c$  (the intrinsic unloaded delay of the  $Z_c$  transmission media) times the ratio of  $Z_c/Z_0$  for capacitive parasitic cancellation or  $T_c$  times the ratio of  $Z_0/Z_c$  for inductive parasitic cancellation. This non-intrinsic delay penalty shall be called  $T_c'$ . For high frequency applications (fast edge rates) the value of  $Z_c$  should not be close to  $Z_0$  to minimize the value of  $T_c'$  which should not exceed one-half the edge rate of the signal involved if parasitic cancellation is to be effective.

The correcting transmission line of impedance  $Z_c$  and delay  $D_c$  could be any conveniently allowed transmission line impedance, speed, and form factor (coaxial,  
20206.27  
Mikalauskas, F.

twisted, etc.). The general application can be created on a printed wiring board by etching the correcting transmission line at the same time that the normal signal impedance  $Z_0$  is being etched. This will result in both transmission lines having the same propagation velocity (or unit delay  $D_0$ ) and there will be no additional time or cost involved. Higher impedances for  $Z_c$  for capacitive parasitic cancellation can be achieved by etching narrower than the nominal impedance  $Z_0$  and lower impedances for  $Z_c$  can be etched wider than the nominal traces. The preferred implementation divides the calculated time of  $T_c$ , for the chosen impedance  $Z_c$ , into two halves. Each half of  $T_c$  is placed on either side of the parallel capacitance of the series inductance.

With respect to Figure 1, it can be seen that the signal path is narrower before and

after the parasitic capacitance  $C_p$ . The length of each narrow region is  $T_c/2$ . Each of the narrow regions has a chosen impedance  $Z_c$ , while the thick regions of signal path have impedance  $Z_0$ . Using the formulas as discussed above, the dimensions of the signal transmission path can therefore be customized to eliminate unwanted capacitance. Using conventional integrated circuit package signal transmission path designs, the present invention is able to compensate or eliminate up to 2.5 pF of capacitance for a signal with a rise time of 200 picoseconds.

Figure 2 shows a signal transmission path that has been designed to eliminate a series inductance  $L_s$ . In this example the necessary chosen impedance  $Z_c$  is less than  $Z_0$  so the signal path is made wider in the region adjacent both sides of the inductor  $L_s$ . Each side of the wide region of signal path is again  $T_c/2$ . For example

Figure 3 shows as a solution of the present invention, the custom routing provided in the ASIC package to provide impedance and cross-talk control. A further feature is to have the signals loop through the package so that it enters, brings the signal to the I/O structure of the die and continues on back out of the package toward the terminator mounted on the surface of the PWB. This allows for compensation on both sides of the load. Figure 3 shows the custom traces required to achieve the nominal Rambus impedance. The wide traces are the Rambus RSL lines and the narrow traces are the “regular” minimum width (35 micron) traces which were used for crosstalk control as well as impedance control. Figures 4-7 show close-up or more precise views of the dimensions of these signal line traces.

At the top of the loop, where the flip chip C4 connections are made, there is a parasitic capacitance caused by the ESD diodes as well as I/O transistor structures. With the given impedance levels of the bus, the present invention is able to generate a correction impedance that could cancel out up to 2.5 pf of capacitance. For example, the connections were reduced in width to the 35 micron (minimum) for a length of 3.2 mm to cancel out the 1.8 pf of parasitic capacitance on-chip.

Figure 4 shows an example of a close up view of the bus signal paths in Figure 3. It can be seen in this example that both the RSL traces and “buddy traces” are 35 um in width. The buddy traces act as electrical shields to intercept any crosstalk between adjacent